

Analog and Digital Switching Characteristics of Transition Metal Oxide Based Resistive Random Access Memory (ReRAM) Devices

Rashmi Jha

Department of Electrical Engineering and Computer Science, University of Toledo, USA, Rashmi.jha@utoledo.edu

Transition Metal Oxide (TMO) Based Resistive Random Access Memory (ReRAM) devices have gathered significant research attention for non-volatile data storage applications. The major advantages lie in terms of scalability, low switching voltages, and process compatibility with the CMOS technologies [1, 2]. However, to take the complete benefit of this enabling technology there are several challenges that need to be addressed. This talk will present our work towards addressing these challenges for ReRAM devices.

It is well known that a one-time electroforming is typically needed to activate the growth of filament in TMO and initiate the switching process [3]. The process of electroforming can have significant impacts on the device switching characteristics, endurance, variability, and reliability which is not well-understood. This talk will discuss the cause of switching failure associated with the electroforming and present a novel technique of forming the devices. Data will be presented to compare the endurance, yield, and repeatability of the device performance with various forming processes. The role of certain dopants in TMO towards an effort for reducing the forming voltages will be discussed. Thereafter, the presentation will focus on understanding the mechanism of switching in ReRAM devices. Though the prevalent theory of “filament formation and re-oxidation” has been widely accepted now, the chemical kinetics of filament re-oxidation during the reset process has not been supported by sufficient experimental evidences [4]. As a result, the existing device models are insufficient in capturing the kinetics of reset in ReRAM devices. To elucidate the reset process in ReRAM devices, we will discuss our work on temperature based reset studies in ReRAM devices that can provide useful information about the re-oxidation or retraction process of filaments in TMO during the reset process of the devices.

This talk will also discuss the characteristics of multi-level-cell (MLC) in ReRAM devices that can provide low-cost/Gigabyte storage solutions. The read/write/erase energies for various states will be discussed that can have significant impact on various computer architectures [5]. The role of sneak current in high-density crossbar architectures of ReRAM devices and the targeted specifications of diode towards minimizing the sneak current in 1 diode 1 ReRAM (1D 1R) architecture will be discussed [6].

Finally, we will discuss our results on analog ReRAM devices in which the conductance of the device can be reconfigured continuously as a function of the applied voltage pulse. Such devices will be referred as *Synaptic Memory* devices. The cause of an analog change in the conductance will be discussed and applications in the areas of Neuromorphic computing will be presented [7].

Acknowledgements: This work is supported by National Science Foundation under award No. 1254271 (CAREER), 1125743 (BRIGE), 1242417 (ICORPS), and IBM Faculty Award. We would like to sincerely thank our collaborators Dr. David Gilmer and Dr. Gennadi Bersuker at SEMATECH Incorporated, Dr. Swarup Bhunia at Case Western Reserve University, Dr. Alexander Pronin and Dr. Peter Hulbert at Keithley Instruments, Dr. Mark Ritter at IBM Corporation, and Dr. Bipin Rajendran at IIT Bombay for their useful discussions.

References:

- [1] R. Waser, and Masakazu Aono, "Nanoionics-based resistive switching memories", *Nature materials*, vol. 6, no. 11, pp. 833-840. Nov, 2007.
- [2] H-SP. Wong, H. Y. Lee, S. Yu, Y.S. Chen, Y. Wu, P. S. Chen, B. Lee, F. T. Chen, and M. J. Tsai, "Metal-oxide RRAM." *Proceedings of the IEEE*, vol. 100, no. 6, pp. 1951-1970, Jun. 2012.
- [3] D.C. Gilmer, G. Bersuker, H.Y. Park, C. Park, B. Butcher, P.D. Kirsch, R. Jammy, "Effects of RRAM Stack Configuration on Forming Voltage and Current Overshoot", 3rd IEEE International Memory Workshop (IMW), pp 1-4, 978-1-4577-0224-2, 2011.
- [4] G. Bersuker, D. C. Gilmer, D. Veksler, P. Kirsch, L. Vandelli, A. Padovani, L. Larcher, K. McKenna, A. Shluger, V. Iglesias, M. Porti, and M. Nafri'a, "Metal oxide resistive memory switching mechanism based on conductive filament properties", *Journal of Applied Physics*, vol. 110, no. 12, pp. 124518-124518, 2011.
- [5] H. Hajimiri, P. Mishra, S. Bhunia, B. Long, Y. Li, and R. Jha, "Content-aware Encoding for Improving Energy Efficiency in Multi-Level Cell Resistive Random Access Memory", *IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)*, pp. 76-81, 2013.
- [6] Yibo Li, B. Long, S. Mandal, Wenbo Chen, R. Jha, "Understanding the impact of diode parameters on sneak current in 1Diode 1ReRAM crossbar architectures", *IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)*, pp 64-69, 978-1-4799-0873-8, 2013.
- [7] B. Rajendran, Yong Liu, Jae-sun Seo, K. Gopalkrishnan, L. Chang, D.J. Friedman, M.B. Ritter, "Specifications of Nanoscale Devices and Circuits for Neuromorphic Computational Systems", *IEEE Transactions on Electron Devices*, 60(1), p. 246-253, 2013.