

Student Paper

Single Event Upset Mapping of DICE SRAM Cells

Maoxin Chen^a, Long Fan^b, and Suge Yue^c, Hongchao Zheng^d, Shougang Du^e and Liming Chen^f

^a Beijing Microelectronic Tech-Institute, China, 23380340@qq.com, ^b Beijing Microelectronic Tech-Institute, China, ^c Beijing Microelectronic Tech-Institute, China, ^d Beijing Microelectronic Tech-Institute, China, ^e Beijing Microelectronic Tech-Institute, China, ^f Beijing Microelectronic Tech-Institute, China.

Abstract—In this paper the single-event-upset sensitive information of DICE SRAM is analyzed. This experiment is based on backside laser test and heavy ions experiment. The SRAM device is directly bonded to PCB prepared for the laser testing without package. The laser energy thresholds for SEU for 4-Mbit SRAMs fabricated in 0.18-um technology are measured using 1064nm pulsed laser. Laser SEU sensitivity mapping at the cell level is also under investigation in consideration with depth factor, finally three-dimensional SEU sensitive volume is obtained. The laser measurements are modified by heavy-ion threshold LET measurements to determine an empirical relationship between laser energy and heavy-ion LET. This empirical relationship is used as the scale of the SEU sensitivity mapping of SRAMs. The laser sensitive information can help designer modify the hardened structure.

Index Terms—Chip on board (COB), Laser, single event effects (SEE), single event upset (SEU), SRAM.

I. INTRODUCTION

The storage device applied in the spacecraft would be upset when it is hit by heavy ion. The pulsed laser method usually develop focusing a laser beam with a spot size less than 1 um on to the surface of the device under test allowing investigation with a three-dimensional resolution. However for the large scale integrated (LSI) circuits, opposite to a heavy ion, the laser beam is difficult or even impossible to penetrate through metal layer focusing on the active area of the device. Backside laser experiment is developed to eliminate the effect of metallization lays, which laser beam strikes the backside of device. [1].

In present work, we use pulse laser facility and heavy-ions accelerator testing to analyze the SEU sensitivity of DICE SRAM chips. First the laser energy thresholds for SEU are obtained. Secondly, we develop the heavy-ion experiments to get heavy-ion threshold LETs and the cross section of the chip. Finally, we scan some cells formed in DICE structure of SRAM in detail to obtain the laser SEU sensitivity mapping of chips at the cell level. We also analyze the depth of the sensitive volume; therefore three-dimension SEU sensitive map finally can be obtained.

II. DEVICE UNDER TEST AND TEST PROCEDURE

The SRAM device under test (4M×8) is fabricated in standard 180nm CMOS technology and is consisted of 12T DICE cell. The DICE memory cell is shown in Fig 2. The architecture contains four memory nodes Q1, Q2, Q3 and Q4 to storage data, by connecting the output and the input of four inverters in an interleaved feedback configuration. The data of the node will revert by the feedback of other three nodes, when only one node is striking and storage




Fig 1 Laser test Print Circuit Board (PCB)




Fig 2 Schematic of the DICE cell

voltage is changed. Therefore DICE design is considered immune to only one storage node upset. However, multiple storage nodes in the DICE architecture can collect charge during one single ion striking due to the charge sharing, as a result, the data of the storage cell would upset. In this paper, we will analyze the SEU sensitivity of the memory cell using 1064 pulsed laser [10, 11]. The SRAM is tested as shown in Fig 1.

III. EXPERIMENT RESULT

The sensitivity map for the SRAM memory cell is shown in Fig. 3. The regions with blue color have lower SEU threshold which less pulsed laser energy is required to prevail upsets; the regions with gray color have higher threshold which more pulsed laser energy is required to prevail upsets. The colors between them signify the different SEU threshold energy. The total area under scanning of the sensitivity map is a rectangle with the size $20\mu\text{m} \times 20\mu\text{m}$, which contains two memory cells (size of the basic cell is about $\sim 6\mu\text{m} \times \sim 12\mu\text{m}$).




Fig 3 SEU Mapping of the DICE SRAM




Fig 4 The Cross Section of Heavy ion (the curve with red color) and pulsed laser (the curve with black color)




Fig 5 The Depth profile of the sensitive volume

The pulsed laser SEU cross section is obtained experimentally using the method detail in [2] and [3]. The cross section is computed through the total area of scanning laser spots that induce upsets. The σ_L in this case is defined as:

$$\sigma_L(E_L) = N_E(E_L) \frac{S}{M \times N}$$

Where $N_E(E)$ is the number of the upsets observed for a given pulsed laser energy in scanning area, S is the size of laser scanning area, $M \times N$ is the number of laser spot in scanning area. To correlate the laser work with the heavy ion experiment, the SEU cross section of pulsed laser is produced and compare with that of heavy ion. As shown in Fig. 4. There are two curves, one is the cross section of pulsed laser, and the other is that of heavy ion. We choose a single point near the center of SEU sensitivity maximum to analyze the SEU sensitivity with the dimension of depth and the depth of laser focus is varied. The width of the SEU sensitivity in Z direction is derived in Fig. 5 with a sensitive layer that is approximately a few micrometers. In the thickness between them about 3 micrometers, the threshold energy is almost constant.

IV. Conclusion

These experiments show the SEU sensitive information of the DICE SRAM circuit in cell level and the SEU threshold energy map is also obtained which can help analyze SEU capability of DICE structure fabricated in standard 180nm CMOS technology. There are some areas without sensitive pairs are invulnerable of pulse laser. We will analyze the critical distance of sensitive nodes that cannot collect charge together in the future, which has meaning on the composition of layout.

REFERENCES

- [1] J. S. Melinger, S. Buchner, D. McMorrow, W. J. Stapor, T. R. Weatherford, and A. B. Campbell, "Critical evaluation of the pulsed laser method for single event effects testing and fundamental studies," IEEE Trans. Nucl. Sci., vol. 41, pp. 2574–2584, Dec. 1994.
- [2] P. Fouillat, V. Pouget, D. Mc Morrow, and F. Darracq, "Fundamentals of the pulsed laser technique for single event upset testing," in Proc. SERESSA 2006, Sevilla, Spain, Nov. 27–30, 2006, Centro Nacional de Aceleradores, CNA.
- [3] V. Pouget, P. Fouillat, D. Lewis, H. Lapuyade, F. Darracq, and A. Touboul, "Laser cross section measurement for the evaluation of single-event effects in integrated circuits," Microelectronics Reliability, vol. 40, pp. 1371–1375, 2000.
- [4] S. Jagannathan, T. D. Loveless, B. L. Bhuvana, S. -J. Wen, R. Wong, M. Sachdev, D. Rennie, and L. W. Massengill, "Single-Event Tolerant Flip-Flop Design in 40-nm Bulk CMOS Technology," IEEE Trans. Nucl. Sci., vol. 58, NO. 6, December 2011
- [5] O. A. Amusan et al., "Charge collection and charge sharing in a 130nm CMOS technology," IEEE Trans. Nucl. Sci., vol. 53, no. 6, pp. 3253–3258, Dec. 2006.